Turn on analytics and we load Google Analytics: Google gets the pages you open and what you do here — searches, jobs you view, jobs you apply to — and sets its own cookies. Leave it off and the only cookies we set are your login, your theme, and this answer. Accept All also records a yes to advertising, which nothing uses yet. Privacy Policy.
12 open listings
Roles posted by organizations here, alongside roles we found on employers’ own careers sites. Crawled roles say so on the card and send you to the employer to apply. Only show organizations on Career App
Samsung Semiconductor
Full-time · $180,200 – $297,200
Samsung is seeking a senior engineer to lead physical design CAD methodology development for GPU and SoC chips at advanced technology nodes. This role suits an expert in place-and-route tools and sub-5nm design challenges who can drive automation, mentor teams, and collaborate across EDA vendors and internal design groups.
Listed on Samsung Semiconductor’s careers site · Apply there ↗
NVIDIA
$168,000 – $310,500
NVIDIA is seeking a senior physical design engineer to develop and optimize chip design methodologies across their product line, with focus on power, performance, and area efficiency on advanced semiconductor nodes. This role combines deep expertise in EDA tools and physical design flows with emerging opportunities to apply machine learning to accelerate design cycles.
Listed on NVIDIA’s careers site · Apply there ↗
Micron Technology
Full-time · San Jose, CA · $176,000 – $298,000
Micron is seeking a senior IC design engineer to lead the development of high-speed memory interface blocks while pioneering AI-first methodologies across the design workflow. This role suits experienced electrical engineers ready to champion AI adoption in chip design, mentor others in AI-augmented practices, and take technical ownership of complex analog and digital blocks.
Broadcom Inc.
San Jose, CA · $121,900 – $195,000
Broadcom seeks a physical design engineer to lead chip floorplanning and top-level integration for AI and PCIe switch products, from RTL through tape-out. This role suits experienced engineers with deep expertise in hierarchical floorplanning, clock trees, and cross-functional coordination across design and package teams.
Listed on Broadcom Inc.’s careers site · Apply there ↗
Intel
Full-time · $122,440 – $232,190
Intel Foundry Services needs a senior design engineer to guide customers through complex chip designs using advanced multi-voltage techniques and EDA tools, while also improving design documentation and reference flows for the foundry platform. This role suits experienced ASIC designers comfortable with low-power and power-domain verification methodologies who want to shift into technical customer support and design methodology leadership.
Listed on Intel’s careers site · Apply there ↗
Menlo Ventures Portfolio
Full-time · New York, NY · $365,000 – $435,000
Anthropic seeks a seasoned technical program manager to oversee the end-to-end development of custom silicon chips for their Claude AI models, from architecture through production. This role suits someone with proven experience shipping chips, managing complex external partnerships, and building program execution frameworks in ambiguous, fast-moving environments.
Listed on Menlo Ventures Portfolio’s careers site · Apply there ↗
Samsung Semiconductor
Full-time · Austin, TX · $180,200 – $270,400
Samsung is seeking a senior DFx engineer to architect and implement design-for-test solutions for high-performance computing IP on cutting-edge semiconductor processes. This role suits experienced design engineers who excel at balancing test coverage and execution efficiency while collaborating across multiple technical disciplines.
Listed on Samsung Semiconductor’s careers site · Apply there ↗
NVIDIA
Santa Clara, CA · $232,000 – $368,000
Lead the engineering and execution of next-generation system-on-chip processors across multiple product lines at a world-class semiconductor company. This role suits experienced chip managers who can orchestrate cross-functional teams through the entire development lifecycle and drive technical problem-solving in a complex, matrixed organization.
Listed on NVIDIA’s careers site · Apply there ↗
Broadcom Inc.
3 locations · $143,800 – $230,000
This is a senior engineering leadership role managing customer ASIC design programs across the full lifecycle, from initial requirements through production, with responsibility for guiding teams on advanced design practices and mitigating technical risks. It suits experienced chip design engineers comfortable with deep technical work, cross-functional collaboration, and advising both internal teams and external customers on complex semiconductor projects.
Listed on Broadcom Inc.’s careers site · Apply there ↗
Menlo Ventures Portfolio
New York, NY · $320,000 – $485,000
Anthropic is building a custom silicon team to support their massive AI training and inference workloads, and seeks an experienced engineer to own end-to-end technical decisions across domains like design, verification, or physical implementation. This role suits someone who has shipped silicon before, can operate independently on a small founding team, and is comfortable making architecture calls and working with external partners.
Listed on Menlo Ventures Portfolio’s careers site · Apply there ↗
Samsung Semiconductor
Full-time · Austin, TX · $124,000 – $186,000
This role focuses on power optimization for Samsung's next-generation mobile GPUs, working at the RTL and microarchitecture level to balance performance, energy efficiency, and area across GPU subsystems. It suits engineers with hands-on experience in GPU/CPU architecture and RTL power analysis who want to contribute to power-efficient designs for premium smartphones and adjacent markets.
Listed on Samsung Semiconductor’s careers site · Apply there ↗
Menlo Ventures Portfolio
Full-time · New York, NY · $500,000 – $850,000
Anthropic is seeking a Research Engineer to advance reinforcement learning for chip design, combining expertise in hardware design with AI training to help Claude models generate and optimize RTL and physical designs. The role suits experienced chip designers who want to bridge silicon expertise with cutting-edge AI research and can work across both research innovation and production deployment.
Listed on Menlo Ventures Portfolio’s careers site · Apply there ↗