Turn on analytics and we load Google Analytics: Google gets the pages you open and what you do here — searches, jobs you view, jobs you apply to — and sets its own cookies. Leave it off and the only cookies we set are your login, your theme, and this answer. Accept All also records a yes to advertising, which nothing uses yet. Privacy Policy.
93 open listings · Page 4 of 4
Roles posted by organizations here, alongside roles we found on employers’ own careers sites. Crawled roles say so on the card and send you to the employer to apply. Only show organizations on Career App
Broadcom Inc.
2 locations · $101,000 – $162,000
This role develops verification environments and testbenches for high-speed communication ASICs, particularly Ethernet PHYs used in data center and networking products. It suits engineers with 3–5 years of HDL and verification experience who want to deepen their expertise in protocol validation and chip-level testing.
Listed on Broadcom Inc.’s careers site · Apply there ↗
Intel
Full-time · $122,440 – $232,190
Intel Foundry Services needs a senior design engineer to guide customers through complex chip designs using advanced multi-voltage techniques and EDA tools, while also improving design documentation and reference flows for the foundry platform. This role suits experienced ASIC designers comfortable with low-power and power-domain verification methodologies who want to shift into technical customer support and design methodology leadership.
Listed on Intel’s careers site · Apply there ↗
NVIDIA
Full-time · $168,000 – $310,500
NVIDIA seeks a senior engineer to develop power integrity analysis methodologies and workflows for their GPU chip design process, including IR analysis, EMIR signoff, and tool automation. This role suits someone with deep expertise in electrical engineering methodology who enjoys solving complex technical problems across large hardware teams.
Listed on NVIDIA’s careers site · Apply there ↗
Samsung Semiconductor
Full-time · $151,000 – $251,800
Samsung is seeking a verification engineer to develop and maintain testbenches for their coherent interconnect IP blocks, working with SystemVerilog and UVM to ensure correct functionality across block and system levels. This role suits someone with deep design verification expertise who wants to contribute to high-performance computing systems used in consumer mobile devices.
Listed on Samsung Semiconductor’s careers site · Apply there ↗
Broadcom Inc.
4 locations · $143,800 – $230,000
Broadcom's ASIC division seeks a verification engineer to design and validate complex digital and mixed-signal IP blocks, from initial planning through coverage closure and debug. This role suits someone with deep SystemVerilog and UVM expertise who can architect reusable verification environments and work across block, system, and ASIC levels.
Listed on Broadcom Inc.’s careers site · Apply there ↗
Intel
Full-time · $128,880 – $245,160
This role supports Intel's foundry customers with advanced semiconductor layout verification and parasitic extraction challenges, focusing on aerospace and defense applications. It suits experienced engineers who can provide technical leadership, develop verification methodologies, and guide customers through complex physical design problems on cutting-edge process nodes.
Listed on Intel’s careers site · Apply there ↗
Samsung Semiconductor
Full-time · $151,000 – $251,800
Samsung is seeking a senior microarchitecture engineer to lead the design of coherent interconnect and cache IP for high-performance computing systems. This role combines architectural innovation with RTL implementation, requiring deep expertise in cache protocols, on-chip networks, and ASIC design flows across a collaborative team building solutions for millions of devices worldwide.
Listed on Samsung Semiconductor’s careers site · Apply there ↗
NVIDIA
Santa Clara, CA · $152,000 – $230,000
NVIDIA seeks a senior engineer to develop data analytics and machine learning solutions for design-for-test methodology on advanced semiconductor chips, working with pre- and post-silicon data to solve complex validation challenges. This role suits engineers with strong backgrounds in data pipelines, statistical analysis, and applied AI who want to impact chip architecture at a leading semiconductor company.
Listed on NVIDIA’s careers site · Apply there ↗
Broadcom Inc.
San Jose, CA · $121,900 – $195,000
A logic design engineer position focused on developing high-performance Ethernet switch silicon for hyperscale data centers and cloud infrastructure. This role suits experienced RTL designers comfortable with the full ASIC development lifecycle, from micro-architecture through verification and manufacturing support.
Listed on Broadcom Inc.’s careers site · Apply there ↗
Samsung Semiconductor
Full-time · $151,000 – $226,600
This role shapes GPU and SoC design methodologies at Samsung, balancing infrastructure tooling with hands-on collaboration across architecture and verification teams. It suits experienced engineers comfortable with both Linux systems programming and RTL flows, who want to remove friction from design pipelines and help scale high-performance chip development.
Listed on Samsung Semiconductor’s careers site · Apply there ↗
NVIDIA
$168,000 – $310,500
NVIDIA is seeking a senior physical design engineer to develop and optimize chip design methodologies across their product line, with focus on power, performance, and area efficiency on advanced semiconductor nodes. This role combines deep expertise in EDA tools and physical design flows with emerging opportunities to apply machine learning to accelerate design cycles.
Listed on NVIDIA’s careers site · Apply there ↗
Samsung Semiconductor
Full-time · Austin, TX · $151,000 – $226,600
Design power management RTL blocks for Samsung's next-generation mobile GPU architectures, working as a mid-to-senior engineer who translates microarchitectural specifications into synthesizable hardware and collaborates across hardware, software, and SoC teams. This role suits someone with deep RTL expertise and low-power design experience who enjoys the full lifecycle from architecture through production validation.
Listed on Samsung Semiconductor’s careers site · Apply there ↗
NVIDIA
Full-time · 6 locations · $136,000 – $264,500
NVIDIA seeks an experienced DFT engineer to design and deploy advanced test methodologies for next-generation silicon, owning chip bring-up efforts from pre-silicon through production and mentoring junior team members. This role suits engineers with deep expertise in scan testing, BIST, fault modeling, and silicon debug who want to lead innovation in semiconductor test technology.
Listed on NVIDIA’s careers site · Apply there ↗
NVIDIA
Santa Clara, CA · $132,000 – $207,000
This role leads the design and operation of NVIDIA's global hardware testing infrastructure for silicon validation, overseeing farms of GPU and processor systems and driving automation across the validation lifecycle. It suits experienced hardware engineers who can coordinate across teams, debug complex systems, and build scalable test infrastructure.
Listed on NVIDIA’s careers site · Apply there ↗
NVIDIA
Full-time · 2 locations · $136,000 – $264,500
NVIDIA is seeking experienced physical design engineers to lead the design and implementation of networking silicon chips, from RTL through production tape-out. This role suits engineers with deep expertise in advanced node physical design who can drive complex chip development workflows and mentor a team through the full design cycle.
Listed on NVIDIA’s careers site · Apply there ↗
NVIDIA
$136,000 – $212,750
NVIDIA seeks a senior mask design engineer to create sophisticated silicon interposer layouts for GPU and SOC products using industry-standard tools. This role suits experienced layout designers comfortable working cross-functionally on complex packaging designs with tight schedules.
Listed on NVIDIA’s careers site · Apply there ↗
NVIDIA
Full-time · Westford, MA · $116,000 – $218,500
NVIDIA seeks a Physical Design Engineer to optimize chip synthesis and physical implementation for high-speed networking processors, working across RTL-to-gate flows and collaborating with multiple engineering teams to meet performance and area targets on advanced process nodes.
Listed on NVIDIA’s careers site · Apply there ↗
NVIDIA
Santa Clara, CA · $152,000 – $287,500
You'll design and optimize printed circuit boards for NVIDIA's production test systems, working across the company's AI and GPU product lines to ensure quality and reduce manufacturing costs. This role suits experienced PCB designers with signal integrity expertise who want to impact how the world's most advanced chips are validated.
Listed on NVIDIA’s careers site · Apply there ↗