$136,000 – $264,500
Listed on NVIDIA’s own careers site. You apply with them directly — we never stand between you and the employer.
What this role is
This Senior ASIC Physical Design Engineer role focuses on netlist-related work during chip design, handling logic equivalence checking, timing analysis, and synthesis for GPUs and SoCs at NVIDIA. It suits experienced hardware engineers with deep expertise in formal verification, EDA tools, and timing closure who want to work on cutting-edge AI computing hardware.
Our summary, not NVIDIA’s wording. The full posting is on their site.
Skills this role names
Log in to see which of these are already on your profile.
What they ask for
Required
- BS in Electrical or Computer Engineering with 5+ years experience, or MS with 3+ years experience
- Expertise in logic equivalence checking and formal verification from RTL to tapeout
- Experience with clock-domain-crossing checking and MTBF analysis
- Logic synthesis experience at block or full-chip level
- Full-chip or sub-chip Static Timing Analysis expertise and timing constraint management
- Knowledge of industry-standard EDA tools
- Proficiency in Perl, TCL, Make, or Python
Nice to have
- Experience in logic synthesis and equivalence checking with industry tools
- Strong debugging and problem-solving skills
- Background in DFT timing closure for scan, transition faults, and BIST modes
- Experience or drive to improve workflows through AI utilization