54 open listings · Page 2 of 3
Roles posted by organizations here, alongside roles we found on employers’ own careers sites. Crawled roles say so on the card and send you to the employer to apply. Only show organizations on Career App
ESD & CAD Design Manager
Broadcom Inc.
Chandler, AZ · $129,400 – $207,000
This role oversees the design automation and electrostatic discharge protection practices for a semiconductor company, managing both CAD tool workflows and ESD compliance across engineering teams. It suits an experienced engineering manager with deep expertise in CAD platforms and ESD design principles who wants to lead technical strategy and mentor a growing team.
Listed on Broadcom Inc.’s careers site · Apply there ↗
A
Staff ASIC Design Engineer
Ambarella
US Headquarters · $195,000 – $226,000
Ambarella seeks an experienced VLSI designer to work on edge AI processor chips, focusing on video compression, image processing, and compute architectures across the full design stack from RTL to silicon. The role suits engineers who want visible impact on differentiated SoC designs rather than narrow functional blocks, with exposure to both micro-architecture decisions and real-world chip bring-up.
Listed on Ambarella’s careers site · Apply there ↗
NAND BM IP DV Engineer
Samsung Semiconductor
Samsung is seeking a design verification engineer to build and enhance test environments for memory semiconductor products, working with industry-standard verification methodologies. This role suits experienced engineers who are comfortable debugging complex systems independently while collaborating closely with design teams.
Listed on Samsung Semiconductor’s careers site · Apply there ↗
Senior Verification Engineer
NVIDIA
Full-time · Santa Clara, CA · $168,000 – $310,500
NVIDIA seeks a senior-level verification engineer to develop comprehensive testplans and UVM-based infrastructure for GPU and SoC display engines used across consumer, automotive, and AI products. This role suits experienced hardware verification engineers with deep expertise in display protocols and system-level design who thrive on collaborating across global teams to deliver silicon-proven solutions.
Listed on NVIDIA’s careers site · Apply there ↗
DFT Implementation Engineer
Intel
Full-time · Austin, TX · $141,910 – $200,340
This role involves designing and implementing Design for Test capabilities into Intel's chip designs, working with RTL code and test methodologies to ensure manufacturability and quality. It suits experienced hardware engineers who want to influence product quality across multiple chip designs while collaborating with architecture, verification, and manufacturing teams.
Listed on Intel’s careers site · Apply there ↗
R&D Engineer IC Design 4
Broadcom Inc.
2 locations · $121,900 – $195,000
This IC design role focuses on front-end logic design and verification of semiconductor cores, from architecture through physical implementation. It suits experienced engineers comfortable with the full ASIC flow who can manage complex timing and verification challenges independently and across distributed teams.
Listed on Broadcom Inc.’s careers site · Apply there ↗
Choose a location to apply
NAND BM IP RTL Design Engineer
Samsung Semiconductor
Samsung is seeking an RTL design engineer to develop hardware designs for memory products, working on performance optimization and architectural documentation. This role suits experienced engineers who enjoy low-level hardware design and can drive complex technical projects with minimal supervision.
Listed on Samsung Semiconductor’s careers site · Apply there ↗
Senior Cell Modeling and Verification Engineer
NVIDIA
Full-time · Santa Clara, CA · $136,000 – $218,500
NVIDIA seeks a senior engineer to develop behavioral models and verification for custom mixed-signal design cells used across their GPU and ASIC products, using hardware description languages and scripting to ensure performance and power efficiency. This role bridges circuit and digital design, requiring hands-on RTL simulation expertise and collaboration with cross-functional teams.
Listed on NVIDIA’s careers site · Apply there ↗
SW engineer - Silicon CAD tool development
Intel
Full-time · Santa Clara, CA · $149,600 – $211,200
A mid-level software engineer will build and own key subsystems for Intel's chassis automation tool, which translates high-level SoC infrastructure requirements into RTL, register definitions, and verification collateral. The role suits someone comfortable with full-stack tool development who wants to influence next-generation chip architectures from the ground up.
Listed on Intel’s careers site · Apply there ↗
ASIC Verification Engineer
Broadcom Inc.
2 locations · $101,000 – $162,000
This role develops verification environments and testbenches for high-speed communication ASICs, particularly Ethernet PHYs used in data center and networking products. It suits engineers with 3–5 years of HDL and verification experience who want to deepen their expertise in protocol validation and chip-level testing.
Listed on Broadcom Inc.’s careers site · Apply there ↗
Choose a location to apply
RTL Design Lead Engineer
Samsung Semiconductor
Samsung is seeking a design leader to manage the development of storage controller IP blocks for next-generation semiconductor products, overseeing architecture, RTL coding, and cross-functional collaboration from conception through synthesis and optimization. This role suits experienced hardware engineers who thrive leading complex projects involving cutting-edge storage standards and can mentor teams across verification, validation, and physical design.
Listed on Samsung Semiconductor’s careers site · Apply there ↗
Senior Software Engineer, Hardware Tools and Methodology Development
NVIDIA
Full-time · Santa Clara, CA · $136,000 – $218,500
NVIDIA's Clocks group seeks a software engineer to design and develop tools for RTL generation across GPU products, improving algorithms for automated connectivity and Verilog processing. This role suits someone comfortable bridging software and hardware domains, with strong C++ skills and ASIC design knowledge.
Listed on NVIDIA’s careers site · Apply there ↗
Security Hardware Integration Engineer
Intel
You'll integrate security features into AI hardware chips, handling everything from Root of Trust to encrypted computing, and design protections against physical and side-channel attacks across data center infrastructure. This role suits experienced RTL engineers who understand both chip design and security threats.
Listed on Intel’s careers site · Apply there ↗
R&D Digital Design Engineer
Broadcom Inc.
San Jose, CA · $121,900 – $195,000
A logic design engineer position focused on developing high-performance Ethernet switch silicon for hyperscale data centers and cloud infrastructure. This role suits experienced RTL designers comfortable with the full ASIC development lifecycle, from micro-architecture through verification and manufacturing support.
Listed on Broadcom Inc.’s careers site · Apply there ↗
Senior ASIC Timing Engineer, DFT
NVIDIA
Full-time · Santa Clara, CA · $136,000 – $264,500
NVIDIA is seeking an engineer to drive timing analysis and closure for design-for-test logic across their GPU and processor chips, working across multiple hierarchical levels and collaborating with multiple teams to meet timing constraints. This role suits someone with strong static timing analysis expertise and several years of experience closing timing on advanced semiconductor nodes.
Listed on NVIDIA’s careers site · Apply there ↗
Senior Staff Physical Design Feasibility Engineer
Samsung Semiconductor
Full-time · Austin, TX · $180,200 – $270,400
Samsung is seeking a senior physical design engineer to lead the optimization and feasibility of complex GPU and ASIC designs from planning through tape-out, ensuring performance, power, and area targets are met. This role suits experienced chip designers who want to work on high-performance mobile and automotive processors at a world-class semiconductor company.
Listed on Samsung Semiconductor’s careers site · Apply there ↗
CPU Verification Engineer
Intel
Full-time · 2 locations · $105,650 – $200,340
Intel is hiring a CPU verification engineer to validate the functional correctness and performance of next-generation ATOM processors. The role suits experienced hardware engineers who enjoy developing testbenches, debugging complex systems, and collaborating across architecture and design teams to ship power-efficient processors.
Listed on Intel’s careers site · Apply there ↗
Choose a location to apply
R&D Engineer IC Design 5
Broadcom Inc.
$143,800 – $230,000
This is a senior hardware verification role focused on building test infrastructure and validating complex network switch designs at the chip level. It suits experienced engineers who have shipped multiple ASIC products and want to own verification strategy on high-performance systems.
Listed on Broadcom Inc.’s careers site · Apply there ↗
Senior ASIC Design Engineer
NVIDIA
3 locations · $168,000 – $310,500
NVIDIA seeks a senior chip design engineer to architect and implement network-on-chip and interconnect components for their processors and GPUs, working across verification, synthesis, and physical design to deliver production-ready silicon.
Listed on NVIDIA’s careers site · Apply there ↗
Choose a location to apply
GPU Design Verification Engineer (GCDV)
Samsung Semiconductor
Full-time · $180,200 – $297,200
Samsung is hiring a senior verification engineer to ensure their mobile GPU designs work correctly across the entire graphics pipeline, from input rendering through pixel processing. This role suits someone with deep graphics architecture knowledge and 11–15+ years of chip design verification experience who wants to see their work ship in millions of consumer devices.
Listed on Samsung Semiconductor’s careers site · Apply there ↗
DFx Engineer
Samsung Semiconductor
Full-time · Austin, TX · $180,200 – $270,400
Samsung is seeking a senior DFx engineer to architect and implement design-for-test solutions for high-performance computing IP on cutting-edge semiconductor processes. This role suits experienced design engineers who excel at balancing test coverage and execution efficiency while collaborating across multiple technical disciplines.
Listed on Samsung Semiconductor’s careers site · Apply there ↗
Senior ASIC Design Engineer – Clocks IP
NVIDIA
Full-time · $136,000 – $218,500
This role designs the clock distribution networks for NVIDIA's GPUs and CPUs, working across multiple teams to balance power, performance, and area while managing the physical implementation and silicon validation of high-speed clocking solutions. It suits engineers with strong RTL design and logic optimization experience who want to influence chip architecture at a fundamental level.
Listed on NVIDIA’s careers site · Apply there ↗
Senior Engineer, GPU RTL Design
Samsung Semiconductor
Full-time · $124,000 – $208,400
Samsung is seeking a GPU RTL design engineer to contribute to the development of their next-generation mobile GPU intellectual property, working across microarchitecture definition, RTL implementation, and cross-functional integration with architecture and physical design teams. This role suits engineers with semiconductor design experience who are comfortable translating architectural specifications into synthesizable hardware and collaborating in a fast-paced, global environment.
Listed on Samsung Semiconductor’s careers site · Apply there ↗
Senior DFT Engineer
NVIDIA
Full-time · 6 locations · $136,000 – $264,500
NVIDIA seeks an experienced DFT engineer to design and deploy advanced test methodologies for next-generation silicon, owning chip bring-up efforts from pre-silicon through production and mentoring junior team members. This role suits engineers with deep expertise in scan testing, BIST, fault modeling, and silicon debug who want to lead innovation in semiconductor test technology.
Listed on NVIDIA’s careers site · Apply there ↗
Choose a location to apply
Senior Staff Engineer, Debug & Validation Engineer
Samsung Semiconductor
Full-time · Austin, TX · $180,200 – $270,400
Senior technical leader responsible for post-silicon validation of Samsung's GPU and interconnect IP, ensuring performance and reliability across mobile SoCs. Ideal for an experienced debug engineer who enjoys mentoring others and solving complex hardware-software integration challenges.
Listed on Samsung Semiconductor’s careers site · Apply there ↗