$141,910 – $200,340
Listed on Intel’s own careers site. You apply with them directly — we never stand between you and the employer.
What this role is
This role involves designing and implementing Design for Test capabilities into Intel's chip designs, working with RTL code and test methodologies to ensure manufacturability and quality. It suits experienced hardware engineers who want to influence product quality across multiple chip designs while collaborating with architecture, verification, and manufacturing teams.
Our summary, not Intel’s wording. The full posting is on their site.
Skills this role names
Log in to see which of these are already on your profile.
What they ask for
Required
- Bachelor's degree in Electrical Engineering, Computer Engineering, or related field
- 5+ years of DFT, SoC design, or semiconductor design experience
- Tessent Shell flows and SSN methodology experience
- Hands-on ATPG, scan insertion, or MBIST/repair experience
- RTL design with Verilog, VHDL, or SystemVerilog
Nice to have
- Tessent Fast IO and ISTK experience
- Large ASIC design or test exposure
- Low-power and high-performance SoC design familiarity
- Knowledge of IEEE 1687, IEEE 1149.1, IEEE 1500, IEEE 1838 standards
- Siemens EDA Tessent, Synopsys DFT Compiler, or Cadence Modus experience
- TCL, Perl, or Python scripting proficiency
- Timing constraints and low-power design methodology knowledge
- Cross-functional or complex SoC project experience