Skip to main content
CareerApp
NVIDIA

Senior EDA Engineer, SOC Design Methodology

NVIDIA

Santa Clara, CA · full time · Senior

$136,000 – $218,500

Listed on NVIDIA’s own careers site. You apply with them directly — we never stand between you and the employer.

What this role is

NVIDIA seeks an engineer to develop software that accelerates their chip design processes, building tools and methodologies that work with EDA vendors to improve how ASIC teams design and verify silicon. This role suits someone with hands-on chip design experience who can write production code and understands where design workflows slow down.

Our summary, not NVIDIA’s wording. The full posting is on their site.

Skills this role names

Log in to see which of these are already on your profile.

What they ask for

Required

  • BS or MS in Electrical Engineering, Computer Engineering, or Computer Science
  • 3+ years of EDA tool development experience in ASIC or SoC design
  • Hands-on experience with ASIC or SoC design and verification
  • Proficiency in Verilog or SystemVerilog
  • Strong programming skills in C++, Python, Perl, or Tcl
  • Solid understanding of computer algorithms and data structures

Nice to have

  • Experience with SoC integration including IP connectivity, clock/reset automation, or top-level design flow
  • Familiarity with Synopsys Fusion Compiler or similar next-generation design tools
  • Hands-on use of agentic AI coding tools like Claude Code, Cursor, or Copilot

Turn on analytics and we load Google Analytics: Google gets the pages you open and what you do here — searches, jobs you view, jobs you apply to — and sets its own cookies. Leave it off and the only cookies we set are your login, your theme, and this answer. Accept All also records a yes to advertising, which nothing uses yet. Privacy Policy.