$168,000 – $310,500
Listed on NVIDIA’s own careers site. You apply with them directly — we never stand between you and the employer.
What this role is
NVIDIA's Silicon Co-Design Group is hiring an engineer to develop next-generation high-speed interconnects like NVLink, focusing on power optimization and system integration across AI, graphics, and autonomous vehicle products. This role suits someone with deep expertise in HSIO design, power management, and cross-functional collaboration who wants to influence chip architecture decisions from early design through production.
Our summary, not NVIDIA’s wording. The full posting is on their site.
Skills this role names
Log in to see which of these are already on your profile.
What they ask for
Required
- BS or MS in EE/CE or equivalent experience
- 10+ years of HSIO experience including power management, use case analysis, performance/power modeling, bringup, and/or debug
- System-level and interconnect power management optimization experience
- Silicon and platform-level power modeling for active and idle use cases
- Understanding of firmware and driver structures and their hardware interaction
- Strong electrical engineering fundamentals and computer architecture knowledge
- Experience with high-speed interfaces, timing analysis, process variations, and statistical error rates
Nice to have
- Track record of cross-team influence, leadership, and collaboration